FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz
Primary LanguageVHDLGNU General Public License v3.0GPL-3.0