FvTao/UltraMIPS_NSCSCC
UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
Verilog
No issues in this repository yet.
UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
Verilog
No issues in this repository yet.