UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
Primary LanguageVerilog