🖥️ 5-Stage MIPS CPU: A Verilog-based implementation of a pipelined MIPS processor, showcasing proficiency in computer architecture, RISC design principles, and hardware description languages. 🧠💡
Primary LanguageVerilog