/dvsd_wt8216m

IP layout design of a 8-bit binary multiplier using sky130 pdk with OpenLane

Primary LanguageVerilog

Watchers