MaharshSuryawala/Microprocessor-Without-Interlocked-Pipeline-Stages-MIPS
RISC based 8-bits five stage pipelined processor, operating at 585 MHz clock frequency with 19 I/O pins and 28 instructions having 5 Addressing formats. Tested on Xilinx Artix-7 FPGA.
VerilogMIT