A serial and parallel logic fault simulator on gate level netlists.
Primary LanguageTeXGNU General Public License v3.0GPL-3.0