/cv32e41p

4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions

Primary LanguageSystemVerilogOtherNOASSERTION

No issues in this repository yet.