/UVM_calculator

This repository is meant for learning UVM using SystemVerilog. Through a verification environment, some hardware verification concepts are applied for a calculator with the four basic operations.

Primary LanguageSystemVerilog

No issues in this repository yet.