/Cache-Memory-Simulator

A Cache Memory Simulator that supports write through / write back and Direct mapped / 2-way associative. Several block replacement algorithms are also implemented (in C).

Primary LanguageVerilog

Watchers