Experiments of the computer architecture laboratory course at University of Tehran.
- ARM Processor Implementation (P1 - P4)
- Forwarding Unit (P5)
- SRAM (P6)
- Cache Memory (P7)
ARM processor implementation, hazard unit, forwarding unit, SRAM & cache memory.
VerilogMIT
Experiments of the computer architecture laboratory course at University of Tehran.