Mostafa-Hassanien/Digital-Design-System

It is responsible for doing some processing using ALU block on Register File stored data to generate byte data then add CRC bits to generate a packet and send it using Serial Communication Protocol UART

Verilog