/Digital-Logic-Design-Lab-Experiments

Clock and UART Baud rate generation, radix-4 multiplier, function generator & accelerator wrappers.

Primary LanguageVerilogMIT LicenseMIT

No issues in this repository yet.