unsufficient parse for large scale verilog design

[ZhaoYunfei123]

I'm tring to use pyverilog to parse one large scale design, but the ast.show() can't display all module's AST. How can I get all module's AST ?