vperrin59 opened this issue 5 years ago · 0 comments
The following syntax doesn't compile in Pyverilog
assign (weak1,weak0) vreg1p65= 1'b1;