PyHDI/Pyverilog

Modify AST generated by PyVerilog

sazadur opened this issue · 0 comments

sazadur commented

The code parser module parses HDL code into AST format. Can anybody help suggest a way to modify that AST ?