/FSM-Solver

Derives Boolean expressions, performs state minimization and outputs the Verilog for any binary FSM.

Primary LanguageJavaScript

No issues in this repository yet.