Highly efficient delay-driven approximate logic synthesis
Primary LanguageVerilogBSD 3-Clause "New" or "Revised" LicenseBSD-3-Clause