/uart

A simple implementation of a UART modem in Verilog.

Primary LanguageVerilog

No issues in this repository yet.