Geeks
Sfletche132
/
uart
A simple implementation of a UART modem in Verilog.
Primary Language
Verilog
uart Home Page
uart GitHub
Markdown
Readme
0
Issues
0
Stargazers
1
Watcher
Watchers
jhcloos