ShaofengWu123/RISC-V-pipeline-cpu

This is a course project of Computer Organization and Design. In this project, a 5-stage RISC-V Pipeline CPU with forwarding, hazard detection and handling, dynamic branch prediction and limited I/O is implemented..

Verilog