Shehab-Naga/Gray-Code-Counter

This project involved designing a digital circuit for a gray code representation on a seven-segment display, then using Quartus Prime and Altera’s FPGA to implement the counter.

SystemVerilog