StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator
SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK Software
SystemVerilog
Stargazers
- ahn-githubEANN
- alelondonEurope
- as56odov
- bagumondigi
- brief-brink
- clevercool
- dreamflyings
- freecodeCailh
- Funarp
- HaFredHKUST
- HINATASDK
- ishitmakwanaIntel Corporation
- jeonggunleeHallym University
- jiangyuqi1017CUHK
- KyrieYan1996NPU
- maxpark
- midn8hustlrBharat
- mlx21012
- Mpic
- mslavescu@gtarobotics @OSSDC
- Pei-Hsun
- phatonix
- ptractonUSA
- qits1994
- qwer22884466
- SayanSeth@quic
- shazib-summar
- shirrning
- shivanshuraj1333SigNoz
- StarrynightzyqInstitute of RF & OE ICs, SEU
- sumn255
- suryachandra949University of York
- TerrenceLee24
- tsgts
- wg521714
- yyyg45