/Deep-Neural-Network-Hardware-Accelerator

SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK Software

Primary LanguageSystemVerilog

Watchers