TimRudy/uart-verilog

A simple 8 bit UART implementation in Verilog, with tests and timing diagrams

VerilogGPL-3.0