VardhanSuroshi/Memory-Design-And-Testing

The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso