Generates Makefiles to synthesize, place, and route verilog using Vivado
Primary LanguageTcl
No one’s star this repository yet.