4-bit Carry Lookahead Adder - RTL implementation in Verilog, SPICE netlist and MAGIC layouts
Primary LanguageVerilogMIT LicenseMIT