/low_power_contest

Master degree project for Synthesis and Optimization of Digital Systems

Primary LanguageVerilog

Low Power Contest

The low power contest is a project made for the "Synthesis and Optimization of Digital Systems" course @ Polytechnic of Turin