/low_power_contest

Master degree project for Synthesis and Optimization of Digital Systems

Primary LanguageVerilog

Watchers