/RISC-V

Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.

Primary LanguageVerilog

No issues in this repository yet.