/usbcorev

A full-speed device-side USB peripheral core written in Verilog.

Primary LanguageVerilogOtherNOASSERTION

Issues