/unisinos-arq2-asynchronous-communication

Asynchronous communication between a CPU and a Peripheral is simulated in this Verilog project.

Primary LanguageVerilogGNU General Public License v3.0GPL-3.0

Asynchronous Communication Experiment

Verilog code simulating the asynchronous communication between a CPU and a Peripheral.

Authors