/unisinos-arq2-asynchronous-communication

Asynchronous communication between a CPU and a Peripheral is simulated in this Verilog project.

Primary LanguageVerilogGNU General Public License v3.0GPL-3.0

Stargazers

No one’s star this repository yet.