/EECS-119-VLSI-Circuit-Design

Used Cadence Software on a Linux server to simulate logic design flow. Included basic gate structures (AND, OR, XOR) using MOSFETS and also integration of gates to make full adders and circuits based on given requirements.

Primary LanguageHCL

This tarball contains two files.  The distribution files are in
the file named ncsu-cdk-1.6.0.beta.tar.gz. 

You can check the integrity of this file using the detached
signature file ncsu-cdk-1.6.0.beta.tar.gz.sig using this command:

gpg --verify ncsu-cdk-1.6.0.beta.tar.gz.sig

For complete information on verification see this page:

http://www.eda.ncsu.edu/wiki/NCSU_EDA_Wiki:Kit_verification