/EECS-119-VLSI-Circuit-Design

Used Cadence Software on a Linux server to simulate logic design flow. Included basic gate structures (AND, OR, XOR) using MOSFETS and also integration of gates to make full adders and circuits based on given requirements.

Primary LanguageHCL

Watchers