A Chisel AXI UART implement for Nexys A7 FPGA
Primary LanguageScala
No issues in this repository yet.