A Chisel AXI UART implement for Nexys A7 FPGA
Primary LanguageScala
No one’s star this repository yet.