Simple Verilog Register Generator
Primary LanguageRubyMIT LicenseMIT
No issues in this repository yet.