/rubyreg

Simple Verilog Register Generator

Primary LanguageRubyMIT LicenseMIT

Watchers