CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
Primary LanguageVerilog
No issues in this repository yet.