cr1901/spi_tb

CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys

Verilog