/PeakRDL-regblock

Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.

Primary LanguagePythonGNU General Public License v3.0GPL-3.0

No issues in this repository yet.