/AXI_WB_TB

Basic UVM Testbench to verify AXI stream spec design. Added a wishbone BFM to mimic Wishbone design.

Primary LanguageVerilog

No issues in this repository yet.