dpretet/async_fifo

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

VerilogNOASSERTION