Simplification test of MiSTer with LiteX to try to help/contribute to MiSTeX project.
Primary LanguageVerilog