/firIP

Implementation of FIR filter with time multiplexing and upsampling in Verilog.

Primary LanguageMathematica

Watchers

No one’s watching this repository yet.