/firIP

Implementation of FIR filter with time multiplexing and upsampling in Verilog.

Primary LanguageMathematica

No issues in this repository yet.