GenOv: Streamlining the Design and Optimization of Heterogeneous RISC-V-based FPGA Overlays
Primary LanguageVerilogOtherNOASSERTION