/rand_verilog

Random designs and implementations I've coded and played with while learning more about FPGAs.

Primary LanguageVerilog

This repository is not active